

1/7




FIG. 1

2/7




FIG. 2

3/7




FIG. 3

4/7




FIG. 4A




FIG. 4B

5/7




FIG. 5

6/7

Processing launched by timer interrupt of T3




FIG. 6

7/7

Processing launched by the timer
interrupts of T1 and T2.




FIG. 7